2.1
### uVision Project, (C) Keil Software
dpp-dbg
0x4
ARM-ADS
5060183::V5.06 update 2 (build 183)::ARMCC
EFM32PG1B200F256GM48
Silicon Labs
Keil.EFM32PG1B_DFP.1.0.0
http://www.keil.com/pack/
IRAM(0x20000000,0x00008000) IROM(0x00000000,0x00020000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE
UL2CM3(-S0 -C0 -P0 -FD20000000 -FC8000 -FN1 -FF0GECKOP2 -FS00 -FL020000 -FP0($$Device:EFM32PG1B200F256GM48$Flash\GECKOP2.FLM))
0
$$Device:EFM32PG1B200F256GM48$Device\EFM32PG1B\Include\em_device.h
$$Device:EFM32PG1B200F256GM48$SVD\EFM32PG1B\EFM32PG1B200F256GM48.svd
0
0
0
0
0
0
1
.\dbg\
dpp-qv
1
0
0
1
1
.\dbg\
1
0
0
0
0
0
0
0
0
1
0
cmd /c "del .\dbg\qstamp.o"
0
0
0
0
1
0
fromelf --bin --output .\dbg\dpp-qv.bin .\dbg\dpp-qv.axf
0
0
0
0
1
0
0
0
0
0
1
0
0
0
0
3
1
SARMCM3.DLL
-MPU
DCM.DLL
-pCM4
SARMCM3.DLL
-MPU
TCM.DLL
-pCM4
1
0
0
0
16
1
0
0
1
1
4096
1
BIN\UL2CM3.DLL
"" ()
0
0
1
1
1
1
1
1
1
0
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
"Cortex-M4"
0
0
0
1
1
0
0
2
0
0
8
0
0
0
0
3
3
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x8000
1
0x0
0x20000
0
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x20000
1
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x8000
0
0x0
0x0
0
1
0
0
1
0
0
0
0
0
2
0
1
1
0
0
0
0
0
0
0
EFM32PG1B200F256GM48=1 __FPU_PRESENT
..\..;..\..\..\..\..\include;..\..\..\..\..\source;..\..\..\..\..\ports\arm-cm\qv\arm;..\..\..\..\..\3rd_party\CMSIS\Include;..\..\..\..\..\3rd_party\efm32pg1b
1
0
0
0
0
0
0
1
0
Stack_Size=1024 Heap_Size=0
1
0
0
0
1
0
0x00000000
0x20000000
--entry Reset_Handler
Applicatioin
bsp.c
1
..\bsp.c
dpp.h
5
..\..\dpp.h
qstamp.c
1
..\..\..\..\..\include\qstamp.c
main.c
1
..\main.c
bsp.h
5
..\..\bsp.h
philo.c
1
..\..\philo.c
table.c
1
..\..\table.c
efm32pg1b
startup_efm32pg1b.s
2
..\..\..\..\..\3rd_party\efm32pg1b\arm\startup_efm32pg1b.s
em_cmu.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_cmu.c
em_emu.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_emu.c
em_gpio.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_gpio.c
system_efm32pg1b.c
1
..\..\..\..\..\3rd_party\efm32pg1b\system_efm32pg1b.c
em_system.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_system.c
em_usart.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_usart.c
QP
qep_hsm.c
1
..\..\..\..\..\source\qep_hsm.c
qep_msm.c
1
..\..\..\..\..\source\qep_msm.c
qf_act.c
1
..\..\..\..\..\source\qf_act.c
qf_actq.c
1
..\..\..\..\..\source\qf_actq.c
qf_defer.c
1
..\..\..\..\..\source\qf_defer.c
qf_dyn.c
1
..\..\..\..\..\source\qf_dyn.c
qf_mem.c
1
..\..\..\..\..\source\qf_mem.c
qf_ps.c
1
..\..\..\..\..\source\qf_ps.c
qf_qact.c
1
..\..\..\..\..\source\qf_qact.c
qf_qeq.c
1
..\..\..\..\..\source\qf_qeq.c
qf_qmact.c
1
..\..\..\..\..\source\qf_qmact.c
qf_time.c
1
..\..\..\..\..\source\qf_time.c
qv.c
1
..\..\..\..\..\source\qv.c
QP_port
QS
0
0
0
0
0
0
2
2
2
2
11
1
2
0
2
2
2
2
2
2
2
2
2
2
2
2
2
0
0
0
0
0
0
2
2
2
2
2
2
2
2
2
qs.c
1
..\..\..\..\..\source\qs.c
qs_64bit.c
1
..\..\..\..\..\source\qs_64bit.c
qs_fp.c
1
..\..\..\..\..\source\qs_fp.c
qs_rx.c
1
..\..\..\..\..\source\qs_rx.c
dpp-rel
0x4
ARM-ADS
5060183::V5.06 update 2 (build 183)::ARMCC
EFM32PG1B200F256GM48
Silicon Labs
Keil.EFM32PG1B_DFP.1.0.0
http://www.keil.com/pack/
IRAM(0x20000000,0x00008000) IROM(0x00000000,0x00020000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE
UL2CM3(-S0 -C0 -P0 -FD20000000 -FC8000 -FN1 -FF0GECKOP2 -FS00 -FL020000 -FP0($$Device:EFM32PG1B200F256GM48$Flash\GECKOP2.FLM))
0
$$Device:EFM32PG1B200F256GM48$Device\EFM32PG1B\Include\em_device.h
$$Device:EFM32PG1B200F256GM48$SVD\EFM32PG1B\EFM32PG1B200F256GM48.svd
0
0
0
0
0
0
1
.\rel\
dpp-qv
1
0
0
0
0
.\rel\
1
0
0
0
0
0
0
0
0
1
0
cmd /c "del .\rel\qstamp.o"
0
0
0
0
1
0
fromelf --bin --output .\rel\dpp-qv.bin .\rel\dpp-qv.axf
0
0
0
0
1
0
0
0
0
0
1
0
0
0
0
3
1
SARMCM3.DLL
-MPU
DCM.DLL
-pCM4
SARMCM3.DLL
-MPU
TCM.DLL
-pCM4
1
0
0
0
16
1
0
0
1
1
4096
1
BIN\UL2CM3.DLL
"" ()
0
0
1
1
1
1
1
1
1
0
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
"Cortex-M4"
0
0
0
1
1
0
0
2
0
0
8
0
0
0
0
3
3
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x8000
1
0x0
0x20000
0
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x20000
1
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x8000
0
0x0
0x0
0
4
0
0
1
0
0
0
0
0
2
0
1
1
0
0
0
0
0
0
0
NDEBUG EFM32PG1B200F256GM48=1 __FPU_PRESENT
..\..;..\..\..\..\..\include;..\..\..\..\..\source;..\..\..\..\..\ports\arm-cm\qv\arm;..\..\..\..\..\3rd_party\CMSIS\Include;..\..\..\..\..\3rd_party\efm32pg1b
1
0
0
0
0
0
0
1
0
Stack_Size=1024 Heap_Size=0
1
0
0
0
1
0
0x00000000
0x20000000
dpp-qv.sct
--entry Reset_Handler
Applicatioin
bsp.c
1
..\bsp.c
dpp.h
5
..\..\dpp.h
qstamp.c
1
..\..\..\..\..\include\qstamp.c
main.c
1
..\main.c
bsp.h
5
..\..\bsp.h
philo.c
1
..\..\philo.c
table.c
1
..\..\table.c
efm32pg1b
startup_efm32pg1b.s
2
..\..\..\..\..\3rd_party\efm32pg1b\arm\startup_efm32pg1b.s
em_cmu.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_cmu.c
em_emu.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_emu.c
em_gpio.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_gpio.c
system_efm32pg1b.c
1
..\..\..\..\..\3rd_party\efm32pg1b\system_efm32pg1b.c
em_system.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_system.c
em_usart.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_usart.c
QP
qep_hsm.c
1
..\..\..\..\..\source\qep_hsm.c
qep_msm.c
1
..\..\..\..\..\source\qep_msm.c
qf_act.c
1
..\..\..\..\..\source\qf_act.c
qf_actq.c
1
..\..\..\..\..\source\qf_actq.c
qf_defer.c
1
..\..\..\..\..\source\qf_defer.c
qf_dyn.c
1
..\..\..\..\..\source\qf_dyn.c
qf_mem.c
1
..\..\..\..\..\source\qf_mem.c
qf_ps.c
1
..\..\..\..\..\source\qf_ps.c
qf_qact.c
1
..\..\..\..\..\source\qf_qact.c
qf_qeq.c
1
..\..\..\..\..\source\qf_qeq.c
qf_qmact.c
1
..\..\..\..\..\source\qf_qmact.c
qf_time.c
1
..\..\..\..\..\source\qf_time.c
qv.c
1
..\..\..\..\..\source\qv.c
QP_port
QS
0
0
0
0
0
0
2
2
2
2
11
1
2
0
2
2
2
2
2
2
2
2
2
2
2
2
2
0
0
0
0
0
0
2
2
2
2
2
2
2
2
2
qs.c
1
..\..\..\..\..\source\qs.c
qs_64bit.c
1
..\..\..\..\..\source\qs_64bit.c
qs_fp.c
1
..\..\..\..\..\source\qs_fp.c
qs_rx.c
1
..\..\..\..\..\source\qs_rx.c
dpp-spy
0x4
ARM-ADS
5060183::V5.06 update 2 (build 183)::ARMCC
EFM32PG1B200F256GM48
Silicon Labs
Keil.EFM32PG1B_DFP.1.0.0
http://www.keil.com/pack/
IRAM(0x20000000,0x00008000) IROM(0x00000000,0x00020000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE
UL2CM3(-S0 -C0 -P0 -FD20000000 -FC8000 -FN1 -FF0GECKOP2 -FS00 -FL020000 -FP0($$Device:EFM32PG1B200F256GM48$Flash\GECKOP2.FLM))
0
$$Device:EFM32PG1B200F256GM48$Device\EFM32PG1B\Include\em_device.h
$$Device:EFM32PG1B200F256GM48$SVD\EFM32PG1B\EFM32PG1B200F256GM48.svd
0
0
0
0
0
0
1
.\spy\
dpp-qv
1
0
0
1
1
.\dbg\
1
0
0
0
0
0
0
0
0
1
0
cmd /c "del .\spy\qstamp.o"
0
0
0
0
1
0
fromelf --bin --output .\spy\dpp-qv.bin .\spy\dpp-qv.axf
0
0
0
0
1
0
0
0
0
0
1
0
0
0
0
3
1
SARMCM3.DLL
-MPU
DCM.DLL
-pCM4
SARMCM3.DLL
-MPU
TCM.DLL
-pCM4
1
0
0
0
16
1
0
0
1
1
4096
1
BIN\UL2CM3.DLL
"" ()
0
0
1
1
1
1
1
1
1
0
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
"Cortex-M4"
0
0
0
1
1
0
0
2
0
0
8
0
0
0
0
3
3
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x8000
1
0x0
0x20000
0
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x20000
1
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x8000
0
0x0
0x0
0
1
0
0
1
0
0
0
0
0
2
0
1
1
0
0
0
0
0
0
0
Q_SPY EFM32PG1B200F256GM48=1 __FPU_PRESENT
..\..;..\..\..\..\..\include;..\..\..\..\..\source;..\..\..\..\..\ports\arm-cm\qv\arm;..\..\..\..\..\3rd_party\CMSIS\Include;..\..\..\..\..\3rd_party\efm32pg1b
1
0
0
0
0
0
0
1
0
Stack_Size=1024 Heap_Size=0
1
0
0
0
1
0
0x00000000
0x20000000
--entry Reset_Handler
Applicatioin
bsp.c
1
..\bsp.c
dpp.h
5
..\..\dpp.h
qstamp.c
1
..\..\..\..\..\include\qstamp.c
main.c
1
..\main.c
bsp.h
5
..\..\bsp.h
philo.c
1
..\..\philo.c
table.c
1
..\..\table.c
efm32pg1b
startup_efm32pg1b.s
2
..\..\..\..\..\3rd_party\efm32pg1b\arm\startup_efm32pg1b.s
em_cmu.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_cmu.c
em_emu.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_emu.c
em_gpio.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_gpio.c
system_efm32pg1b.c
1
..\..\..\..\..\3rd_party\efm32pg1b\system_efm32pg1b.c
em_system.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_system.c
em_usart.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_usart.c
QP
qep_hsm.c
1
..\..\..\..\..\source\qep_hsm.c
qep_msm.c
1
..\..\..\..\..\source\qep_msm.c
qf_act.c
1
..\..\..\..\..\source\qf_act.c
qf_actq.c
1
..\..\..\..\..\source\qf_actq.c
qf_defer.c
1
..\..\..\..\..\source\qf_defer.c
qf_dyn.c
1
..\..\..\..\..\source\qf_dyn.c
qf_mem.c
1
..\..\..\..\..\source\qf_mem.c
qf_ps.c
1
..\..\..\..\..\source\qf_ps.c
qf_qact.c
1
..\..\..\..\..\source\qf_qact.c
qf_qeq.c
1
..\..\..\..\..\source\qf_qeq.c
qf_qmact.c
1
..\..\..\..\..\source\qf_qmact.c
qf_time.c
1
..\..\..\..\..\source\qf_time.c
qv.c
1
..\..\..\..\..\source\qv.c
QP_port
QS
qs.c
1
..\..\..\..\..\source\qs.c
qs_64bit.c
1
..\..\..\..\..\source\qs_64bit.c
qs_fp.c
1
..\..\..\..\..\source\qs_fp.c
qs_rx.c
1
..\..\..\..\..\source\qs_rx.c