2.1
### uVision Project, (C) Keil Software
dpp-dbg
0x4
ARM-ADS
STM32L152RE
STMicroelectronics
Keil.STM32L1xx_DFP.1.0.2
http://www.keil.com/pack/
IROM(0x08000000,0x80000) IRAM(0x20000000,0x14000) CPUTYPE("Cortex-M3") CLOCK(12000000) ELITTLE
UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32L1xx_512 -FS08000000 -FL080000 -FP0($$Device:STM32L152RE$Flash\STM32L1xx_512.FLM))
0
$$Device:STM32L152RE$Device\Include\STM32L1xx.h
$$Device:STM32L152RE$SVD\STM32L1xx.svd
0
0
0
0
0
0
1
.\dbg\
dpp
1
0
0
1
1
.\dbg\
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
fromelf --bin --output .\dbg\dpp.bin .\dbg\dpp.axf
0
0
0
0
0
0
0
0
1
0
0
0
0
3
1
SARMCM3.DLL
-REMAP -MPU
DCM.DLL
-pCM3
SARMCM3.DLL
-MPU
TCM.DLL
-pCM3
1
0
0
0
16
0
1
1
1
1
1
1
1
0
1
1
1
0
1
1
1
0
1
0
1
0
11
STLink\ST-LINKIII-KEIL_SWO.dll
1
0
0
1
1
4096
1
BIN\UL2CM3.DLL
"" ()
0
0
1
1
1
1
1
1
1
0
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
"Cortex-M3"
0
0
0
1
1
0
0
0
0
0
8
0
0
0
3
3
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x14000
1
0x8000000
0x80000
0
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x8000000
0x80000
1
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x14000
0
0x0
0x0
0
1
0
0
1
0
0
0
0
0
2
0
1
0
0
..;..\..\..\..\include;..\..\..\..\source;..\..\..\..\ports\cmsis-rtx;..\..\..\..\3rd_party\CMSIS\Include;..\..\..\..\3rd_party\CMSIS-RTX\INC; ..\..\..\..\3rd_party\nucleo-l152re
1
0
0
0
0
0
0
1
0
Stack_Size=512 Heap_Size=0
1
0
0
0
1
0
0x00000000
0x20000000
--entry Reset_Handler
Application
bsp.c
1
..\bsp.c
bsp.h
5
..\bsp.h
dpp.h
5
..\dpp.h
main.c
1
..\main.c
philo.c
1
..\philo.c
README.txt
5
..\README.txt
table.c
1
..\table.c
RTX_Conf_CM.c
1
..\RTX_Conf_CM.c
nucleo-l152re
stm32l1xx.h
5
..\..\..\..\3rd_party\nucleo-l152re\stm32l1xx.h
system_stm32l1xx.c
1
..\..\..\..\3rd_party\nucleo-l152re\system_stm32l1xx.c
system_stm32l1xx.h
5
..\..\..\..\3rd_party\nucleo-l152re\system_stm32l1xx.h
startup_stm32l1xx.s
2
..\..\..\..\3rd_party\nucleo-l152re\arm\startup_stm32l1xx.s
QP
qep_hsm.c
1
..\..\..\..\source\qep_hsm.c
qep_msm.c
1
..\..\..\..\source\qep_msm.c
qf_act.c
1
..\..\..\..\source\qf_act.c
qf_actq.c
1
..\..\..\..\source\qf_actq.c
qf_defer.c
1
..\..\..\..\source\qf_defer.c
qf_dyn.c
1
..\..\..\..\source\qf_dyn.c
qf_mem.c
1
..\..\..\..\source\qf_mem.c
qf_pkg.h
5
..\..\..\..\source\qf_pkg.h
qf_ps.c
1
..\..\..\..\source\qf_ps.c
qf_qact.c
1
..\..\..\..\source\qf_qact.c
qf_qeq.c
1
..\..\..\..\source\qf_qeq.c
qf_qmact.c
1
..\..\..\..\source\qf_qmact.c
qf_time.c
1
..\..\..\..\source\qf_time.c
QP_port
qep_port.h
5
..\..\..\..\ports\cmsis-rtx\qep_port.h
qf_port.c
1
..\..\..\..\ports\cmsis-rtx\qf_port.c
qf_port.h
5
..\..\..\..\ports\cmsis-rtx\qf_port.h
qs_port.h
5
..\..\..\..\ports\cmsis-rtx\qs_port.h
QS
0
0
0
0
0
0
2
2
2
2
11
1
2
0
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
qs.c
1
..\..\..\..\source\qs.c
qs_64bit.c
1
..\..\..\..\source\qs_64bit.c
qs_fp.c
1
..\..\..\..\source\qs_fp.c
qs_pkg.h
5
..\..\..\..\source\qs_pkg.h
CMSIS-RTX
RTX_CM3.lib
4
..\..\..\..\3rd_party\CMSIS-RTX\LIB\ARM\RTX_CM3.lib
dpp-rel
0x4
ARM-ADS
STM32L152RE
STMicroelectronics
Keil.STM32L1xx_DFP.1.0.2
http://www.keil.com/pack/
IROM(0x08000000,0x80000) IRAM(0x20000000,0x14000) CPUTYPE("Cortex-M3") CLOCK(12000000) ELITTLE
UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32L1xx_512 -FS08000000 -FL080000 -FP0($$Device:STM32L152RE$Flash\STM32L1xx_512.FLM))
0
$$Device:STM32L152RE$Device\Include\STM32L1xx.h
$$Device:STM32L152RE$SVD\STM32L1xx.svd
0
0
0
0
0
0
1
.\rel\
dpp
1
0
0
0
0
.\rel\
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
fromelf --bin --output .\rel\dpp.bin .\rel\dpp.axf
0
0
0
0
0
0
0
0
1
0
0
0
0
3
1
SARMCM3.DLL
-REMAP -MPU
DCM.DLL
-pCM3
SARMCM3.DLL
-MPU
TCM.DLL
-pCM3
1
0
0
0
16
0
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
0
1
0
1
0
11
STLink\ST-LINKIII-KEIL_SWO.dll
1
0
0
1
1
4097
1
BIN\UL2CM3.DLL
0
0
1
1
1
1
1
1
1
0
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
"Cortex-M3"
0
0
0
1
1
0
0
0
0
0
8
0
0
0
3
3
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x14000
1
0x8000000
0x80000
0
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x8000000
0x80000
1
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x14000
0
0x0
0x0
0
4
0
0
1
0
0
0
0
0
2
0
1
0
0
NDEBUG
..;..\..\..\..\include;..\..\..\..\source;..\..\..\..\ports\cmsis-rtx;..\..\..\..\3rd_party\CMSIS\Include;..\..\..\..\3rd_party\CMSIS-RTX\INC; ..\..\..\..\3rd_party\nucleo-l152re
1
0
0
0
0
0
0
1
0
Stack_Size=512 Heap_Size=0
1
0
0
0
1
0
0x00000000
0x20000000
dpp.sct
--entry Reset_Handler
Application
bsp.c
1
..\bsp.c
bsp.h
5
..\bsp.h
dpp.h
5
..\dpp.h
main.c
1
..\main.c
philo.c
1
..\philo.c
README.txt
5
..\README.txt
table.c
1
..\table.c
RTX_Conf_CM.c
1
..\RTX_Conf_CM.c
nucleo-l152re
stm32l1xx.h
5
..\..\..\..\3rd_party\nucleo-l152re\stm32l1xx.h
system_stm32l1xx.c
1
..\..\..\..\3rd_party\nucleo-l152re\system_stm32l1xx.c
system_stm32l1xx.h
5
..\..\..\..\3rd_party\nucleo-l152re\system_stm32l1xx.h
startup_stm32l1xx.s
2
..\..\..\..\3rd_party\nucleo-l152re\arm\startup_stm32l1xx.s
QP
qep_hsm.c
1
..\..\..\..\source\qep_hsm.c
qep_msm.c
1
..\..\..\..\source\qep_msm.c
qf_act.c
1
..\..\..\..\source\qf_act.c
qf_actq.c
1
..\..\..\..\source\qf_actq.c
qf_defer.c
1
..\..\..\..\source\qf_defer.c
qf_dyn.c
1
..\..\..\..\source\qf_dyn.c
qf_mem.c
1
..\..\..\..\source\qf_mem.c
qf_pkg.h
5
..\..\..\..\source\qf_pkg.h
qf_ps.c
1
..\..\..\..\source\qf_ps.c
qf_qact.c
1
..\..\..\..\source\qf_qact.c
qf_qeq.c
1
..\..\..\..\source\qf_qeq.c
qf_qmact.c
1
..\..\..\..\source\qf_qmact.c
qf_time.c
1
..\..\..\..\source\qf_time.c
QP_port
qep_port.h
5
..\..\..\..\ports\cmsis-rtx\qep_port.h
qf_port.c
1
..\..\..\..\ports\cmsis-rtx\qf_port.c
qf_port.h
5
..\..\..\..\ports\cmsis-rtx\qf_port.h
qs_port.h
5
..\..\..\..\ports\cmsis-rtx\qs_port.h
QS
0
0
0
0
0
0
2
2
2
2
11
1
2
0
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
qs.c
1
..\..\..\..\source\qs.c
qs_64bit.c
1
..\..\..\..\source\qs_64bit.c
qs_fp.c
1
..\..\..\..\source\qs_fp.c
qs_pkg.h
5
..\..\..\..\source\qs_pkg.h
CMSIS-RTX
RTX_CM3.lib
4
..\..\..\..\3rd_party\CMSIS-RTX\LIB\ARM\RTX_CM3.lib
dpp-spy
0x4
ARM-ADS
STM32L152RE
STMicroelectronics
Keil.STM32L1xx_DFP.1.0.2
http://www.keil.com/pack/
IROM(0x08000000,0x80000) IRAM(0x20000000,0x14000) CPUTYPE("Cortex-M3") CLOCK(12000000) ELITTLE
UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32L1xx_512 -FS08000000 -FL080000 -FP0($$Device:STM32L152RE$Flash\STM32L1xx_512.FLM))
0
$$Device:STM32L152RE$Device\Include\STM32L1xx.h
$$Device:STM32L152RE$SVD\STM32L1xx.svd
0
0
0
0
0
0
1
.\spy\
dpp
1
0
0
1
1
.\spy\
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
fromelf --bin --output .\spy\dpp.bin .\spy\dpp.axf
0
0
0
0
0
0
0
0
1
0
0
0
0
3
1
SARMCM3.DLL
-REMAP -MPU
DCM.DLL
-pCM3
SARMCM3.DLL
-MPU
TCM.DLL
-pCM3
1
0
0
0
16
0
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
0
1
0
1
0
11
STLink\ST-LINKIII-KEIL_SWO.dll
1
0
0
1
1
4097
1
BIN\UL2CM3.DLL
0
0
1
1
1
1
1
1
1
0
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
"Cortex-M3"
0
0
0
1
1
0
0
0
0
0
8
0
0
0
3
3
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x14000
1
0x8000000
0x80000
0
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x8000000
0x80000
1
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x14000
0
0x0
0x0
0
1
0
0
1
0
0
0
0
0
2
0
1
0
0
Q_SPY
..;..\..\..\..\include;..\..\..\..\source;..\..\..\..\ports\cmsis-rtx;..\..\..\..\3rd_party\CMSIS\Include;..\..\..\..\3rd_party\CMSIS-RTX\INC; ..\..\..\..\3rd_party\nucleo-l152re
1
0
0
0
0
0
0
1
0
Stack_Size=1024 Heap_Size=0
1
0
0
0
1
0
0x00000000
0x20000000
dpp.sct
--entry Reset_Handler
Application
bsp.c
1
..\bsp.c
bsp.h
5
..\bsp.h
dpp.h
5
..\dpp.h
main.c
1
..\main.c
philo.c
1
..\philo.c
README.txt
5
..\README.txt
table.c
1
..\table.c
RTX_Conf_CM.c
1
..\RTX_Conf_CM.c
nucleo-l152re
stm32l1xx.h
5
..\..\..\..\3rd_party\nucleo-l152re\stm32l1xx.h
system_stm32l1xx.c
1
..\..\..\..\3rd_party\nucleo-l152re\system_stm32l1xx.c
system_stm32l1xx.h
5
..\..\..\..\3rd_party\nucleo-l152re\system_stm32l1xx.h
startup_stm32l1xx.s
2
..\..\..\..\3rd_party\nucleo-l152re\arm\startup_stm32l1xx.s
QP
qep_hsm.c
1
..\..\..\..\source\qep_hsm.c
qep_msm.c
1
..\..\..\..\source\qep_msm.c
qf_act.c
1
..\..\..\..\source\qf_act.c
qf_actq.c
1
..\..\..\..\source\qf_actq.c
qf_defer.c
1
..\..\..\..\source\qf_defer.c
qf_dyn.c
1
..\..\..\..\source\qf_dyn.c
qf_mem.c
1
..\..\..\..\source\qf_mem.c
qf_pkg.h
5
..\..\..\..\source\qf_pkg.h
qf_ps.c
1
..\..\..\..\source\qf_ps.c
qf_qact.c
1
..\..\..\..\source\qf_qact.c
qf_qeq.c
1
..\..\..\..\source\qf_qeq.c
qf_qmact.c
1
..\..\..\..\source\qf_qmact.c
qf_time.c
1
..\..\..\..\source\qf_time.c
QP_port
qep_port.h
5
..\..\..\..\ports\cmsis-rtx\qep_port.h
qf_port.c
1
..\..\..\..\ports\cmsis-rtx\qf_port.c
qf_port.h
5
..\..\..\..\ports\cmsis-rtx\qf_port.h
qs_port.h
5
..\..\..\..\ports\cmsis-rtx\qs_port.h
QS
qs.c
1
..\..\..\..\source\qs.c
qs_64bit.c
1
..\..\..\..\source\qs_64bit.c
qs_fp.c
1
..\..\..\..\source\qs_fp.c
qs_pkg.h
5
..\..\..\..\source\qs_pkg.h
CMSIS-RTX
RTX_CM3.lib
4
..\..\..\..\3rd_party\CMSIS-RTX\LIB\ARM\RTX_CM3.lib