mirror of
https://github.com/QuantumLeaps/qpc.git
synced 2025-01-21 06:53:11 +08:00
135 lines
7.0 KiB
C
135 lines
7.0 KiB
C
/*
|
|
*********************************************************************************************************
|
|
* uC/OS-II
|
|
* The Real-Time Kernel
|
|
*
|
|
* (c) Copyright 1992-2002, Jean J. Labrosse, Weston, FL
|
|
* All Rights Reserved
|
|
*
|
|
* 80x86/80x88 Specific code
|
|
* LARGE MEMORY MODEL
|
|
*
|
|
* Open Watcom for DOS 1.8
|
|
*
|
|
; File : OS_CPU_A.ASM
|
|
; By : Jean J. Labrosse
|
|
; Updated By : Miro Samek/Quantum Leaps
|
|
*********************************************************************************************************
|
|
*/
|
|
|
|
#ifdef OS_CPU_GLOBALS
|
|
#define OS_CPU_EXT
|
|
#else
|
|
#define OS_CPU_EXT extern
|
|
#endif
|
|
|
|
/*
|
|
*********************************************************************************************************
|
|
* DATA TYPES
|
|
* (Compiler Specific)
|
|
*********************************************************************************************************
|
|
*/
|
|
|
|
typedef unsigned char BOOLEAN;
|
|
typedef unsigned char INT8U; /* Unsigned 8 bit quantity */
|
|
typedef signed char INT8S; /* Signed 8 bit quantity */
|
|
typedef unsigned int INT16U; /* Unsigned 16 bit quantity */
|
|
typedef signed int INT16S; /* Signed 16 bit quantity */
|
|
typedef unsigned long INT32U; /* Unsigned 32 bit quantity */
|
|
typedef signed long INT32S; /* Signed 32 bit quantity */
|
|
typedef float FP32; /* Single precision floating point */
|
|
typedef double FP64; /* Double precision floating point */
|
|
|
|
typedef unsigned int OS_STK; /* Each stack entry is 16-bit wide */
|
|
typedef unsigned short OS_CPU_SR; /* Define size of CPU status register (PSW = 16 bits) */
|
|
|
|
#define BYTE INT8S /* Define data types for backward compatibility ... */
|
|
#define UBYTE INT8U /* ... to uC/OS V1.xx. Not actually needed for ... */
|
|
#define WORD INT16S /* ... uC/OS-II. */
|
|
#define UWORD INT16U
|
|
#define LONG INT32S
|
|
#define ULONG INT32U
|
|
|
|
/*
|
|
*********************************************************************************************************
|
|
* Intel 80x86 (Real-Mode, Large Model)
|
|
*
|
|
* Method #1: Disable/Enable interrupts using simple instructions. After critical section, interrupts
|
|
* will be enabled even if they were disabled before entering the critical section.
|
|
*
|
|
* Method #2: Disable/Enable interrupts by preserving the state of interrupts. In other words, if
|
|
* interrupts were disabled before entering the critical section, they will be disabled when
|
|
* leaving the critical section.
|
|
*
|
|
* Method #3: Disable/Enable interrupts by preserving the state of interrupts. Generally speaking you
|
|
* would store the state of the interrupt disable flag in the local variable 'cpu_sr' and then
|
|
* disable interrupts. 'cpu_sr' is allocated in all of uC/OS-II's functions that need to
|
|
* disable interrupts. You would restore the interrupt disable state by copying back 'cpu_sr'
|
|
* into the CPU's status register.
|
|
*********************************************************************************************************
|
|
*/
|
|
#define OS_CRITICAL_METHOD 3
|
|
|
|
#if OS_CRITICAL_METHOD == 1
|
|
__declspec(__cdecl) void OSCPUDisable(void); /* Defined in assembly with cdecl convention */
|
|
__declspec(__cdecl) void OSCPUEnable(void); /* Defined in assembly with cdecl convention */
|
|
|
|
#define OS_ENTER_CRITICAL() OSCPUDisable() /* Disable interrupts */
|
|
#define OS_EXIT_CRITICAL() OSCPUEnable() /* Enable interrupts */
|
|
#endif
|
|
|
|
#if OS_CRITICAL_METHOD == 2
|
|
#define OS_ENTER_CRITICAL() asm {PUSHF; CLI} /* Disable interrupts */
|
|
#define OS_EXIT_CRITICAL() asm POPF /* Enable interrupts */
|
|
#endif
|
|
|
|
#if OS_CRITICAL_METHOD == 3
|
|
__declspec(__cdecl) OS_CPU_SR OSCPUSaveSR(void); /* Defined in assembly with cdecl convention */
|
|
__declspec(__cdecl) void OSCPURestoreSR(OS_CPU_SR cpu_sr);/* Defined in assembly with cdecl convention */
|
|
|
|
#define OS_ENTER_CRITICAL() (cpu_sr = OSCPUSaveSR()) /* Disable interrupts */
|
|
#define OS_EXIT_CRITICAL() (OSCPURestoreSR(cpu_sr)) /* Enable interrupts */
|
|
#endif
|
|
|
|
/*
|
|
*********************************************************************************************************
|
|
* Intel 80x86 (Real-Mode, Large Model) Miscellaneous
|
|
*********************************************************************************************************
|
|
*/
|
|
|
|
#define OS_STK_GROWTH 1 /* Stack grows from HIGH to LOW memory on 80x86 */
|
|
|
|
#define uCOS 0x80 /* Interrupt vector # used for context switch */
|
|
|
|
#define OS_TASK_SW() _asm { int 80h }
|
|
/*
|
|
*********************************************************************************************************
|
|
* GLOBAL VARIABLES
|
|
*********************************************************************************************************
|
|
*/
|
|
|
|
OS_CPU_EXT INT8U OSTickDOSCtr; /* Counter used to invoke DOS's tick handler every 'n' ticks */
|
|
|
|
/*
|
|
*********************************************************************************************************
|
|
* PROTOTYPES
|
|
*********************************************************************************************************
|
|
*/
|
|
|
|
void OSTaskStkInit_FPE_x86(OS_STK **pptos, OS_STK **ppbos, INT32U *psize);
|
|
|
|
__declspec(__cdecl) void OSStartHighRdy(void); /* Defined in assembly with cdecl convention */
|
|
__declspec(__cdecl) void OSIntCtxSw(void); /* Defined in assembly with cdecl convention */
|
|
__declspec(__cdecl) void OSCtxSw(void); /* Defined in assembly with cdecl convention */
|
|
__declspec(__cdecl) void OSTickISR(void); /* Defined in assembly with cdecl convention */
|
|
|
|
|
|
/*
|
|
*********************************************************************************************************
|
|
* INCLUDES
|
|
*********************************************************************************************************
|
|
*/
|
|
#include <I86.H>
|
|
|
|
|