mirror of
https://github.com/QuantumLeaps/qpc.git
synced 2025-01-21 06:53:11 +08:00
343 lines
14 KiB
C
343 lines
14 KiB
C
/*****************************************************************************
|
|
* Product: DPP example, LPCXpresso-1114 board, QK kernel, GNU/CodeRed
|
|
* Last Updated for Version: 5.1.0
|
|
* Date of the Last Update: Sep 21, 2013
|
|
*
|
|
* Q u a n t u m L e a P s
|
|
* ---------------------------
|
|
* innovating embedded systems
|
|
*
|
|
* Copyright (C) 2002-2013 Quantum Leaps, LLC. All rights reserved.
|
|
*
|
|
* This program is open source software: you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as published
|
|
* by the Free Software Foundation, either version 3 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* Alternatively, this program may be distributed and modified under the
|
|
* terms of Quantum Leaps commercial licenses, which expressly supersede
|
|
* the GNU General Public License and are specifically designed for
|
|
* licensees interested in retaining the proprietary status of their code.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*
|
|
* Contact information:
|
|
* Quantum Leaps Web sites: http://www.quantum-leaps.com
|
|
* http://www.state-machine.com
|
|
* e-mail: info@quantum-leaps.com
|
|
*****************************************************************************/
|
|
#include "qp_port.h"
|
|
#include "dpp.h"
|
|
#include "bsp.h"
|
|
|
|
Q_DEFINE_THIS_FILE
|
|
|
|
#include "LPC11xx.h" /* LPC11xx definitions */
|
|
#include "timer16.h"
|
|
#include "clkconfig.h"
|
|
#include "gpio.h"
|
|
|
|
/*!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! CAUTION !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
|
|
* Assign a priority to EVERY ISR explicitly by calling NVIC_SetPriority().
|
|
* DO NOT LEAVE THE ISR PRIORITIES AT THE DEFAULT VALUE!
|
|
*/
|
|
enum KernelUnawareISRs { /* see NOTE00 */
|
|
/* ... */
|
|
MAX_KERNEL_UNAWARE_CMSIS_PRI /* keep always last */
|
|
};
|
|
/* "kernel-unaware" interrupts can't overlap "kernel-aware" interrupts */
|
|
Q_ASSERT_COMPILE(MAX_KERNEL_UNAWARE_CMSIS_PRI <= QF_AWARE_ISR_CMSIS_PRI);
|
|
|
|
enum KernelAwareISRs {
|
|
PIOINT0_PRIO = QF_AWARE_ISR_CMSIS_PRI, /* see NOTE00 */
|
|
SYSTICK_PRIO,
|
|
/* ... */
|
|
MAX_KERNEL_AWARE_CMSIS_PRI /* keep always last */
|
|
};
|
|
/* "kernel-aware" interrupts should not overlap the PendSV priority */
|
|
Q_ASSERT_COMPILE(MAX_KERNEL_AWARE_CMSIS_PRI <= (0xFF >>(8-__NVIC_PRIO_BITS)));
|
|
|
|
/*..........................................................................*/
|
|
static unsigned l_rnd; /* random seed */
|
|
|
|
#define LED_PORT 0
|
|
#define LED_BIT 7
|
|
#define LED_ON 1
|
|
#define LED_OFF 0
|
|
|
|
#ifdef Q_SPY
|
|
#include "uart.h"
|
|
|
|
QSTimeCtr QS_tickTime_;
|
|
QSTimeCtr QS_tickPeriod_;
|
|
static uint8_t l_SysTick_Handler;
|
|
static uint8_t l_PIOINT0_IRQHandler;
|
|
|
|
#define QS_BUF_SIZE (2*1024)
|
|
#define QS_BAUD_RATE 115200
|
|
|
|
enum AppRecords { /* application-specific trace records */
|
|
PHILO_STAT = QS_USER
|
|
};
|
|
#endif
|
|
|
|
/*..........................................................................*/
|
|
void SysTick_Handler(void) __attribute__((__interrupt__));
|
|
void SysTick_Handler(void) {
|
|
QK_ISR_ENTRY(); /* inform QK-nano about ISR entry */
|
|
#ifdef Q_SPY
|
|
{
|
|
uint32_t dummy = SysTick->CTRL; /* clear NVIC_ST_CTRL_COUNT flag */
|
|
QS_tickTime_ += QS_tickPeriod_; /* account for the clock rollover */
|
|
}
|
|
#endif
|
|
|
|
QF_TICK_X(0U, &l_SysTick_Handler); /* process time events for rate 0 */
|
|
|
|
QK_ISR_EXIT(); /* inform QK-nano about ISR exit */
|
|
}
|
|
/*..........................................................................*/
|
|
void PIOINT0_IRQHandler(void) __attribute__((__interrupt__));
|
|
void PIOINT0_IRQHandler(void) {
|
|
QK_ISR_ENTRY(); /* inform QK-nano about ISR entry */
|
|
/* for testing */
|
|
QACTIVE_POST(AO_Table, Q_NEW(QEvt, MAX_PUB_SIG), &l_PIOINT0_IRQHandler);
|
|
|
|
QK_ISR_EXIT(); /* inform QK-nano about ISR exit */
|
|
}
|
|
|
|
|
|
/*..........................................................................*/
|
|
void BSP_init(void) {
|
|
SystemInit(); /* initialize the clocking system */
|
|
|
|
GPIOInit(); /* initialize GPIO (sets up clock) */
|
|
GPIOSetDir(LED_PORT, LED_BIT, 1); /* set port for LED to output */
|
|
|
|
if (QS_INIT((void *)0) == 0) { /* initialize the QS software tracing */
|
|
Q_ERROR();
|
|
}
|
|
|
|
QS_OBJ_DICTIONARY(&l_SysTick_Handler);
|
|
QS_OBJ_DICTIONARY(&l_PIOINT0_IRQHandler);
|
|
}
|
|
/*..........................................................................*/
|
|
void QF_onStartup(void) {
|
|
/* Set up and enable the SysTick timer. It will be used as a reference
|
|
* for delay loops in the interrupt handlers. The SysTick timer period
|
|
* will be set up for BSP_TICKS_PER_SEC.
|
|
*/
|
|
SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
|
|
|
|
/* assing all priority bits for preemption-prio. and none to sub-prio. */
|
|
/* NVIC_SetPriorityGrouping(0U); // not available for Cortex-M0 */
|
|
|
|
/* set priorities of ALL ISRs used in the system, see NOTE00
|
|
*
|
|
* !!!!!!!!!!!!!!!!!!!!!!!!!!!! CAUTION !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
|
|
* Assign a priority to EVERY ISR explicitly by calling NVIC_SetPriority().
|
|
* DO NOT LEAVE THE ISR PRIORITIES AT THE DEFAULT VALUE!
|
|
*/
|
|
NVIC_SetPriority(SysTick_IRQn, SYSTICK_PRIO);
|
|
NVIC_SetPriority(EINT0_IRQn, PIOINT0_PRIO);
|
|
/* ... */
|
|
// enable EINT0 interrupt, which is used for testing preemptions
|
|
NVIC_EnableIRQ(EINT0_IRQn);
|
|
}
|
|
/*..........................................................................*/
|
|
void QF_onCleanup(void) {
|
|
}
|
|
/*..........................................................................*/
|
|
void QK_onIdle(void) {
|
|
/* toggle the blue LED on and then off, see NOTE01 */
|
|
//QF_INT_DISABLE();
|
|
//GPIOSetValue(LED_PORT, LED_BIT, LED_ON); /* LED on */
|
|
//GPIOSetValue(LED_PORT, LED_BIT, LED_OFF); /* LED off */
|
|
//QF_INT_ENABLE();
|
|
|
|
#ifdef Q_SPY
|
|
|
|
if ((LPC_UART->LSR & LSR_THRE) != 0) { /* is THR empty? */
|
|
uint16_t b;
|
|
|
|
QF_INT_DISABLE();
|
|
b = QS_getByte();
|
|
QF_INT_ENABLE();
|
|
|
|
if (b != QS_EOD) { /* not End-Of-Data? */
|
|
LPC_UART->THR = (b & 0xFF); /* put into the THR register */
|
|
}
|
|
}
|
|
|
|
#elif defined NDEBUG
|
|
__WFI(); /* wait for interrupt */
|
|
#endif
|
|
}
|
|
/*..........................................................................*/
|
|
/* error routine that is called if the STM32 library encounters an error */
|
|
void assert_failed(char const *file, int line) {
|
|
Q_onAssert(file, line);
|
|
}
|
|
/*..........................................................................*/
|
|
void Q_onAssert(char const * const file, int line) {
|
|
(void)file; /* avoid compiler warning */
|
|
(void)line; /* avoid compiler warning */
|
|
QF_INT_DISABLE(); /* make sure that all interrupts are disabled */
|
|
for (;;) { /* NOTE: replace the loop with reset for final version */
|
|
}
|
|
}
|
|
/*..........................................................................*/
|
|
void BSP_displayPhilStat(uint8_t n, char const *stat) {
|
|
if (stat[0] == 'e') {
|
|
GPIOSetValue(LED_PORT, LED_BIT, LED_ON); /* LED on */
|
|
}
|
|
else {
|
|
GPIOSetValue(LED_PORT, LED_BIT, LED_OFF); /* LED off */
|
|
}
|
|
|
|
QS_BEGIN(PHILO_STAT, AO_Philo[n]) /* application-specific record begin */
|
|
QS_U8(1, n); /* Philosopher number */
|
|
QS_STR(stat); /* Philosopher status */
|
|
QS_END()
|
|
}
|
|
/*..........................................................................*/
|
|
void BSP_displayPaused(uint8_t paused) {
|
|
(void)paused;
|
|
}
|
|
/*..........................................................................*/
|
|
uint32_t BSP_random(void) { /* a very cheap pseudo-random-number generator */
|
|
/* "Super-Duper" Linear Congruential Generator (LCG)
|
|
* LCG(2^32, 3*7*11*13*23, 0, seed)
|
|
*/
|
|
l_rnd = l_rnd * (3*7*11*13*23);
|
|
return l_rnd >> 8;
|
|
}
|
|
/*..........................................................................*/
|
|
void BSP_randomSeed(uint32_t seed) {
|
|
l_rnd = seed;
|
|
}
|
|
/*..........................................................................*/
|
|
void BSP_terminate(int16_t result) {
|
|
(void)result;
|
|
}
|
|
|
|
|
|
/*--------------------------------------------------------------------------*/
|
|
#ifdef Q_SPY
|
|
/*..........................................................................*/
|
|
uint8_t QS_onStartup(void const *arg) {
|
|
static uint8_t qsBuf[QS_BUF_SIZE]; /* buffer for Quantum Spy */
|
|
QS_initBuf(qsBuf, sizeof(qsBuf));
|
|
|
|
UARTInit(QS_BAUD_RATE); /*initialize the UART with the desired baud rate*/
|
|
NVIC_DisableIRQ(UART_IRQn);/*do not use the interrupts (QS uses polling)*/
|
|
LPC_UART->IER = 0;
|
|
|
|
QS_tickPeriod_ = (QSTimeCtr)(SystemCoreClock / BSP_TICKS_PER_SEC);
|
|
QS_tickTime_ = QS_tickPeriod_; /* to start the timestamp at zero */
|
|
|
|
/* setup the QS filters... */
|
|
QS_FILTER_ON(QS_ALL_RECORDS);
|
|
|
|
// QS_FILTER_OFF(QS_QEP_STATE_ENTRY);
|
|
// QS_FILTER_OFF(QS_QEP_STATE_EXIT);
|
|
// QS_FILTER_OFF(QS_QEP_STATE_INIT);
|
|
// QS_FILTER_OFF(QS_QEP_TRAN_HIST);
|
|
// QS_FILTER_OFF(QS_QEP_INTERN_TRAN);
|
|
// QS_FILTER_OFF(QS_QEP_TRAN);
|
|
// QS_FILTER_OFF(QS_QEP_IGNORED);
|
|
|
|
QS_FILTER_OFF(QS_QF_ACTIVE_ADD);
|
|
QS_FILTER_OFF(QS_QF_ACTIVE_REMOVE);
|
|
QS_FILTER_OFF(QS_QF_ACTIVE_SUBSCRIBE);
|
|
QS_FILTER_OFF(QS_QF_ACTIVE_UNSUBSCRIBE);
|
|
QS_FILTER_OFF(QS_QF_ACTIVE_POST_FIFO);
|
|
QS_FILTER_OFF(QS_QF_ACTIVE_POST_LIFO);
|
|
QS_FILTER_OFF(QS_QF_ACTIVE_GET);
|
|
QS_FILTER_OFF(QS_QF_ACTIVE_GET_LAST);
|
|
QS_FILTER_OFF(QS_QF_EQUEUE_INIT);
|
|
QS_FILTER_OFF(QS_QF_EQUEUE_POST_FIFO);
|
|
QS_FILTER_OFF(QS_QF_EQUEUE_POST_LIFO);
|
|
QS_FILTER_OFF(QS_QF_EQUEUE_GET);
|
|
QS_FILTER_OFF(QS_QF_EQUEUE_GET_LAST);
|
|
QS_FILTER_OFF(QS_QF_MPOOL_INIT);
|
|
QS_FILTER_OFF(QS_QF_MPOOL_GET);
|
|
QS_FILTER_OFF(QS_QF_MPOOL_PUT);
|
|
QS_FILTER_OFF(QS_QF_PUBLISH);
|
|
QS_FILTER_OFF(QS_QF_NEW);
|
|
QS_FILTER_OFF(QS_QF_GC_ATTEMPT);
|
|
QS_FILTER_OFF(QS_QF_GC);
|
|
// QS_FILTER_OFF(QS_QF_TICK);
|
|
QS_FILTER_OFF(QS_QF_TIMEEVT_ARM);
|
|
QS_FILTER_OFF(QS_QF_TIMEEVT_AUTO_DISARM);
|
|
QS_FILTER_OFF(QS_QF_TIMEEVT_DISARM_ATTEMPT);
|
|
QS_FILTER_OFF(QS_QF_TIMEEVT_DISARM);
|
|
QS_FILTER_OFF(QS_QF_TIMEEVT_REARM);
|
|
QS_FILTER_OFF(QS_QF_TIMEEVT_POST);
|
|
QS_FILTER_OFF(QS_QF_CRIT_ENTRY);
|
|
QS_FILTER_OFF(QS_QF_CRIT_EXIT);
|
|
QS_FILTER_OFF(QS_QF_ISR_ENTRY);
|
|
QS_FILTER_OFF(QS_QF_ISR_EXIT);
|
|
|
|
// QS_FILTER_OFF(QS_QK_MUTEX_LOCK);
|
|
// QS_FILTER_OFF(QS_QK_MUTEX_UNLOCK);
|
|
QS_FILTER_OFF(QS_QK_SCHEDULE);
|
|
|
|
return (uint8_t)1; /* return success */
|
|
}
|
|
/*..........................................................................*/
|
|
void QS_onCleanup(void) {
|
|
}
|
|
/*..........................................................................*/
|
|
QSTimeCtr QS_onGetTime(void) { /* invoked with interrupts locked */
|
|
if ((SysTick->CTRL & 0x00010000) == 0) { /* COUNT no set? */
|
|
return QS_tickTime_ - (QSTimeCtr)SysTick->VAL;
|
|
}
|
|
else { /* the rollover occured, but the SysTick_ISR did not run yet */
|
|
return QS_tickTime_ + QS_tickPeriod_ - (QSTimeCtr)SysTick->VAL;
|
|
}
|
|
}
|
|
/*..........................................................................*/
|
|
void QS_onFlush(void) {
|
|
uint16_t b;
|
|
while ((b = QS_getByte()) != QS_EOD) { /* while not End-Of-Data... */
|
|
while ((LPC_UART->LSR & LSR_THRE) == 0) { /* while TXE not empty */
|
|
}
|
|
LPC_UART->THR = (b & 0xFF); /* put into the THR register */
|
|
}
|
|
}
|
|
#endif /* Q_SPY */
|
|
/*--------------------------------------------------------------------------*/
|
|
|
|
/*****************************************************************************
|
|
* NOTE00:
|
|
* The QF_AWARE_ISR_CMSIS_PRI constant from the QF port specifies the highest
|
|
* ISR priority that is disabled by the QF framework. The value is suitable
|
|
* for the NVIC_SetPriority() CMSIS function.
|
|
*
|
|
* Only ISRs prioritized at or below the QF_AWARE_ISR_CMSIS_PRI level (i.e.,
|
|
* with the numerical values of priorities equal or higher than
|
|
* QF_AWARE_ISR_CMSIS_PRI) are allowed to call the QK_ISR_ENTRY/QK_ISR_ENTRY
|
|
* macros or any other QF/QK services. These ISRs are "QF-aware".
|
|
*
|
|
* Conversely, any ISRs prioritized above the QF_AWARE_ISR_CMSIS_PRI priority
|
|
* level (i.e., with the numerical values of priorities less than
|
|
* QF_AWARE_ISR_CMSIS_PRI) are never disabled and are not aware of the kernel.
|
|
* Such "QF-unaware" ISRs cannot call any QF/QK services. In particular they
|
|
* can NOT call the macros QK_ISR_ENTRY/QK_ISR_ENTRY. The only mechanism
|
|
* by which a "QF-unaware" ISR can communicate with the QF framework is by
|
|
* triggering a "QF-aware" ISR, which can post/publish events.
|
|
*
|
|
* NOTE01:
|
|
* The User LED is used to visualize the idle loop activity. The brightness
|
|
* of the LED is proportional to the frequency of invcations of the idle loop.
|
|
* Please note that the LED is toggled with interrupts locked, so no interrupt
|
|
* execution time contributes to the brightness of the User LED.
|
|
*/
|