1.0
### uVision Project, (C) Keil Software
*.c
*.s*; *.src; *.a*
*.obj
*.lib
*.txt; *.h; *.inc
*.plm
*.cpp
0
0
0
dpp-dbg
0x4
ARM-ADS
12000000
1
1
1
0
0
1
65535
0
0
0
79
66
8
.\dbg\
1
1
1
0
1
1
0
1
0
0
0
0
1
1
1
1
1
1
1
0
0
1
0
1
3
0
1
1
1
1
1
1
1
1
1
0
1
1
1
0
1
0
1
1
0
0
3
Segger\JL2CM3.dll
0
DLGUARM
/
0
JL2CM3
-U440060969 -O207 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO7 -FD20000000 -FC8000 -FN1 -FF0GECKOP2.FLM -FS00 -FL020000 -FP0($$Device:EFM32PG1B200F256GM48$Flash\GECKOP2.FLM)
0
ARMRTXEVENTFLAGS
-L70 -Z18 -C0 -M0 -T1
0
UL2CM3
UL2CM3(-O207 -S0 -C0 -FO7 -FN1 -FC8000 -FD20000000 -FF0GECKOP2 -FL020000 -FS00 -FP0($$Device:EFM32PG1B200F256GM48$Flash\GECKOP2.FLM)
0
DLGTARM
(1010=3074,186,3494,743,0)(1007=2025,137,2212,412,0)(1008=2010,121,2386,357,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0)
0
ARMDBGFLAGS
0
lmidk-agdi
-U0E2006F4 -O4622 -S4 -FO61
0
1
SystemCoreClock,0x0A
1
2
0x20001f90
0
2
0
0x400
0
0
0
0
1
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
dpp-rel
0x4
ARM-ADS
12000000
1
1
1
0
0
1
65535
0
0
0
79
66
8
.\rel\
1
1
1
0
1
1
0
1
0
0
0
0
1
1
1
1
1
1
1
0
0
1
0
0
3
0
1
1
1
1
1
1
1
1
1
0
1
1
1
0
1
0
1
1
0
0
3
Segger\JL2CM3.dll
0
DLGUARM
/
0
JL2CM3
-U440060969 -O207 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO7 -FD20000000 -FC8000 -FN1 -FF0GECKOP2.FLM -FS00 -FL020000 -FP0($$Device:EFM32PG1B200F256GM48$Flash\GECKOP2.FLM)
0
ARMRTXEVENTFLAGS
-L70 -Z18 -C0 -M0 -T1
0
DLGTARM
(1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0)
0
ARMDBGFLAGS
0
lmidk-agdi
-U0E10259B -O4622 -S4 -FO61
0
UL2CM3
-O207 -S0 -C0 -FO7 -FN1 -FC8000 -FD20000000 -FF0GECKOP2 -FL020000 -FS00 -FP0($$Device:EFM32PG1B200F256GM48$Flash\GECKOP2.FLM)
1
2
0x20000200
0
2
0
0x400
0
0
0
0
1
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
dpp-spy
0x4
ARM-ADS
12000000
1
1
1
0
0
1
65535
0
0
0
79
66
8
.\spy\
1
1
1
0
1
1
0
1
0
0
0
0
1
1
1
1
1
1
1
0
0
1
0
0
3
0
1
1
1
1
1
1
1
1
1
0
1
1
1
0
1
0
1
1
0
0
3
Segger\JL2CM3.dll
0
JL2CM3
-U -O207 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO7 -FD20000000 -FC8000 -FN1 -FF0GECKOP2.FLM -FS00 -FL020000 -FP0($$Device:EFM32PG1B200F256GM48$Flash\GECKOP2.FLM)
0
ARMRTXEVENTFLAGS
-L70 -Z18 -C0 -M0 -T1
0
DLGTARM
(1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0)
0
ARMDBGFLAGS
0
lmidk-agdi
-U0E10259B -O4622 -S4 -FO61
0
UL2CM3
-O207 -S0 -C0 -FO7 -FN1 -FC8000 -FD20000000 -FF0GECKOP2 -FL020000 -FS00 -FP0($$Device:EFM32PG1B200F256GM48$Flash\GECKOP2.FLM)
0
0
315
1
808
0
0
0
0
0
1
C:\qp_lab\qpcpp\3rd_party\ek-tm4c123gxl\arm\startup_TM4C123GH6PM.s
\\dpp\../../../../../3rd_party/ek-tm4c123gxl/arm/startup_TM4C123GH6PM.s\315
1
2
0xE000ED18
0
2
0
0x400
0
0
0
0
1
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Application
1
0
0
0
1
1
1
0
0
0
..\bsp.cpp
bsp.cpp
0
0
1
2
1
0
0
0
..\main.cpp
main.cpp
0
0
1
3
5
0
0
0
..\os_cfg.h
os_cfg.h
0
0
1
4
5
0
0
0
..\README.txt
README.txt
0
0
1
5
5
0
0
0
..\app_cfg.h
app_cfg.h
0
0
1
6
5
0
0
0
..\bsp.h
bsp.h
0
0
1
7
5
0
0
0
..\dpp.h
dpp.h
0
0
1
8
1
0
0
0
..\philo.cpp
philo.cpp
0
0
1
9
1
0
0
0
..\table.cpp
table.cpp
0
0
1
10
8
0
0
0
..\..\..\..\..\include\qstamp.cpp
qstamp.cpp
0
0
efm32pg1b
1
0
0
0
2
11
2
0
0
0
..\..\..\..\..\3rd_party\efm32pg1b\arm\startup_efm32pg1b.s
startup_efm32pg1b.s
0
0
2
12
1
0
0
0
..\..\..\..\..\3rd_party\efm32pg1b\system_efm32pg1b.c
system_efm32pg1b.c
0
0
2
13
1
0
0
0
..\..\..\..\..\3rd_party\efm32pg1b\em_cmu.c
em_cmu.c
0
0
2
14
1
0
0
0
..\..\..\..\..\3rd_party\efm32pg1b\em_emu.c
em_emu.c
0
0
2
15
1
0
0
0
..\..\..\..\..\3rd_party\efm32pg1b\em_gpio.c
em_gpio.c
0
0
2
16
1
0
0
0
..\..\..\..\..\3rd_party\efm32pg1b\em_system.c
em_system.c
0
0
2
17
1
0
0
0
..\..\..\..\..\3rd_party\efm32pg1b\em_usart.c
em_usart.c
0
0
uCOS-II_Source
0
0
0
0
3
18
5
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Source\os.h
os.h
0
0
3
19
1
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Source\os_core.c
os_core.c
0
0
3
20
1
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Source\os_flag.c
os_flag.c
0
0
3
21
1
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Source\os_mbox.c
os_mbox.c
0
0
3
22
1
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Source\os_mem.c
os_mem.c
0
0
3
23
1
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Source\os_mutex.c
os_mutex.c
0
0
3
24
1
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Source\os_q.c
os_q.c
0
0
3
25
1
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Source\os_sem.c
os_sem.c
0
0
3
26
1
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Source\os_task.c
os_task.c
0
0
3
27
1
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Source\os_time.c
os_time.c
0
0
3
28
1
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Source\os_tmr.c
os_tmr.c
0
0
3
29
5
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Source\ucos_ii.h
ucos_ii.h
0
0
uCOS-II_Port
0
0
0
0
4
30
5
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Ports\ARM-Cortex-M4\Generic\ARM\os_cpu.h
os_cpu.h
0
0
4
31
2
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Ports\ARM-Cortex-M4\Generic\ARM\os_cpu_a.asm
os_cpu_a.asm
0
0
4
32
1
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Ports\ARM-Cortex-M4\Generic\ARM\os_cpu_c.c
os_cpu_c.c
0
0
4
33
1
0
0
0
..\..\..\..\..\3rd_party\uCOS-II\Ports\ARM-Cortex-M4\Generic\ARM\os_dbg.c
os_dbg.c
0
0
QP
1
0
0
0
5
34
1
0
0
0
..\..\..\..\..\src\qf\qep_hsm.cpp
qep_hsm.cpp
0
0
5
35
1
0
0
0
..\..\..\..\..\src\qf\qep_msm.cpp
qep_msm.cpp
0
0
5
36
1
0
0
0
..\..\..\..\..\src\qf\qf_act.cpp
qf_act.cpp
0
0
5
37
1
0
0
0
..\..\..\..\..\src\qf\qf_defer.cpp
qf_defer.cpp
0
0
5
38
1
0
0
0
..\..\..\..\..\src\qf\qf_dyn.cpp
qf_dyn.cpp
0
0
5
39
5
0
0
0
..\..\..\..\..\src\qf\qf_pkg.h
qf_pkg.h
0
0
5
40
1
0
0
0
..\..\..\..\..\src\qf\qf_ps.cpp
qf_ps.cpp
0
0
5
41
1
0
0
0
..\..\..\..\..\src\qf\qf_qact.cpp
qf_qact.cpp
0
0
5
42
1
0
0
0
..\..\..\..\..\src\qf\qf_qeq.cpp
qf_qeq.cpp
0
0
5
43
1
0
0
0
..\..\..\..\..\src\qf\qf_qmact.cpp
qf_qmact.cpp
0
0
5
44
1
0
0
0
..\..\..\..\..\src\qf\qf_time.cpp
qf_time.cpp
0
0
QP_port
1
0
0
0
6
45
1
0
0
0
..\..\..\..\..\ports\ucos-ii\qf_port.cpp
qf_port.cpp
0
0
QS
1
0
0
0
7
46
1
0
0
0
..\..\..\..\..\src\qs\qs.cpp
qs.cpp
0
0
7
47
1
0
0
0
..\..\..\..\..\src\qs\qs_fp.cpp
qs_fp.cpp
0
0
7
48
8
0
0
0
..\..\..\..\..\src\qs\qs_rx.cpp
qs_rx.cpp
0
0