2.1
### uVision Project, (C) Keil Software
dpp-dbg
0x4
ARM-ADS
5060528::V5.06 update 5 (build 528)::ARMCC
0
EFM32PG1B200F256GM48
Silicon Labs
Keil.EFM32PG1B_DFP.1.0.0
http://www.keil.com/pack/
IRAM(0x20000000,0x00008000) IROM(0x00000000,0x00020000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE
UL2CM3(-S0 -C0 -P0 -FD20000000 -FC8000 -FN1 -FF0GECKOP2 -FS00 -FL020000 -FP0($$Device:EFM32PG1B200F256GM48$Flash\GECKOP2.FLM))
0
$$Device:EFM32PG1B200F256GM48$Device\EFM32PG1B\Include\em_device.h
$$Device:EFM32PG1B200F256GM48$SVD\EFM32PG1B\EFM32PG1B200F256GM48.svd
0
0
0
0
0
0
1
.\dbg\
dpp-qv
1
0
0
1
1
.\dbg\
1
0
0
0
0
0
0
0
0
1
0
cmd /c "if exist .\dbg\qstamp.o del .\dbg\qstamp.o"
0
0
0
0
1
0
fromelf --bin --output .\dbg\dpp-qv.bin .\dbg\dpp-qv.axf
0
0
0
0
1
0
0
0
0
0
1
0
0
0
0
3
1
SARMCM3.DLL
-MPU
DCM.DLL
-pCM4
SARMCM3.DLL
-MPU
TCM.DLL
-pCM4
1
0
0
0
16
1
0
0
1
1
4096
1
BIN\UL2CM3.DLL
"" ()
0
0
1
1
1
1
1
1
1
0
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
"Cortex-M4"
0
0
0
1
1
0
0
2
0
0
8
0
0
0
0
3
3
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x8000
1
0x0
0x20000
0
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x20000
1
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x8000
0
0x0
0x0
0
1
0
0
1
0
0
0
0
0
2
0
1
0
0
0
0
0
0
0
0
0
EFM32PG1B200F256GM48=1 __FPU_PRESENT
..\..;..\..\..\..\..\include;..\..\..\..\..\src;..\..\..\..\..\ports\arm-cm\qv\arm;..\..\..\..\..\3rd_party\CMSIS\Include;..\..\..\..\..\3rd_party\efm32pg1b
1
0
0
0
0
0
0
1
0
0
Stack_Size=1024 Heap_Size=16
1
0
0
0
1
0
0x00000000
0x20000000
--entry Reset_Handler
Applicatioin
bsp.cpp
1
..\bsp.cpp
dpp.h
5
..\..\dpp.h
qstamp.cpp
8
..\..\..\..\..\include\qstamp.cpp
main.cpp
8
..\main.cpp
bsp.h
5
..\..\bsp.h
philo.cpp
8
..\..\philo.cpp
table.cpp
8
..\..\table.cpp
efm32pg1b
startup_efm32pg1b.s
2
..\..\..\..\..\3rd_party\efm32pg1b\arm\startup_efm32pg1b.s
efm32pg1b200f256gm48.h
5
..\..\..\..\..\3rd_party\efm32pg1b\efm32pg1b200f256gm48.h
em_gpio.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_gpio.c
system_efm32pg1b.c
1
..\..\..\..\..\3rd_party\efm32pg1b\system_efm32pg1b.c
em_system.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_system.c
em_emu.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_emu.c
em_cmu.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_cmu.c
em_usart.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_usart.c
QP
qep_hsm.cpp
1
..\..\..\..\..\src\qf\qep_hsm.cpp
qep_msm.cpp
1
..\..\..\..\..\src\qf\qep_msm.cpp
qf_act.cpp
1
..\..\..\..\..\src\qf\qf_act.cpp
qf_actq.cpp
1
..\..\..\..\..\src\qf\qf_actq.cpp
qf_defer.cpp
1
..\..\..\..\..\src\qf\qf_defer.cpp
qf_dyn.cpp
1
..\..\..\..\..\src\qf\qf_dyn.cpp
qf_mem.cpp
1
..\..\..\..\..\src\qf\qf_mem.cpp
qf_ps.cpp
1
..\..\..\..\..\src\qf\qf_ps.cpp
qf_qact.cpp
1
..\..\..\..\..\src\qf\qf_qact.cpp
qf_qeq.cpp
1
..\..\..\..\..\src\qf\qf_qeq.cpp
qf_qmact.cpp
1
..\..\..\..\..\src\qf\qf_qmact.cpp
qf_time.cpp
1
..\..\..\..\..\src\qf\qf_time.cpp
qv.cpp
1
..\..\..\..\..\src\qv\qv.cpp
QP_port
qv_port.cpp
8
..\..\..\..\..\ports\arm-cm\qv\arm\qv_port.cpp
QS
0
0
0
0
0
0
2
2
2
2
11
1
2
0
2
2
2
2
2
2
2
2
2
2
2
2
2
0
0
0
0
0
0
2
2
2
2
2
2
2
2
2
2
2
qs.cpp
1
..\..\..\..\..\src\qs\qs.cpp
qs_64bit.cpp
1
..\..\..\..\..\src\qs\qs_64bit.cpp
qs_fp.cpp
1
..\..\..\..\..\src\qs\qs_fp.cpp
qs_rx.cpp
8
..\..\..\..\..\src\qs\qs_rx.cpp
dpp-rel
0x4
ARM-ADS
5060183::V5.06 update 2 (build 183)::ARMCC
0
EFM32PG1B200F256GM48
Silicon Labs
Keil.EFM32PG1B_DFP.1.0.0
http://www.keil.com/pack/
IRAM(0x20000000,0x00008000) IROM(0x00000000,0x00020000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE
UL2CM3(-S0 -C0 -P0 -FD20000000 -FC8000 -FN1 -FF0GECKOP2 -FS00 -FL020000 -FP0($$Device:EFM32PG1B200F256GM48$Flash\GECKOP2.FLM))
0
$$Device:EFM32PG1B200F256GM48$Device\EFM32PG1B\Include\em_device.h
$$Device:EFM32PG1B200F256GM48$SVD\EFM32PG1B\EFM32PG1B200F256GM48.svd
0
0
0
0
0
0
1
.\rel\
dpp-qv
1
0
0
0
0
.\rel\
1
0
0
0
0
0
0
0
0
1
0
cmd /c "if exist .\rel\qstamp.o del .\rel\qstamp.o"
0
0
0
0
1
0
fromelf --bin --output .\rel\dpp-qv.bin .\rel\dpp-qv.axf
0
0
0
0
1
0
0
0
0
0
1
0
0
0
0
3
1
SARMCM3.DLL
-MPU
DCM.DLL
-pCM4
SARMCM3.DLL
-MPU
TCM.DLL
-pCM4
1
0
0
0
16
1
0
0
1
1
4096
1
BIN\UL2CM3.DLL
"" ()
0
0
1
1
1
1
1
1
1
0
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
"Cortex-M4"
0
0
0
1
1
0
0
2
0
0
8
0
0
0
0
3
3
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x8000
1
0x0
0x20000
0
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x20000
1
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x8000
0
0x0
0x0
0
4
0
0
1
0
0
0
0
0
2
0
1
0
0
0
0
0
0
0
0
0
NDEBUG EFM32PG1B200F256GM48=1 __FPU_PRESENT
..\..;..\..\..\..\..\include;..\..\..\..\..\src;..\..\..\..\..\ports\arm-cm\qv\arm;..\..\..\..\..\3rd_party\CMSIS\Include;..\..\..\..\..\3rd_party\efm32pg1b
1
0
0
0
0
0
0
1
0
0
Stack_Size=1024 Heap_Size=16
1
0
0
0
1
0
0x00000000
0x20000000
dpp-qv.sct
--entry Reset_Handler
Applicatioin
bsp.cpp
1
..\bsp.cpp
dpp.h
5
..\..\dpp.h
qstamp.cpp
8
..\..\..\..\..\include\qstamp.cpp
main.cpp
8
..\main.cpp
bsp.h
5
..\..\bsp.h
philo.cpp
8
..\..\philo.cpp
table.cpp
8
..\..\table.cpp
efm32pg1b
startup_efm32pg1b.s
2
..\..\..\..\..\3rd_party\efm32pg1b\arm\startup_efm32pg1b.s
efm32pg1b200f256gm48.h
5
..\..\..\..\..\3rd_party\efm32pg1b\efm32pg1b200f256gm48.h
em_gpio.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_gpio.c
system_efm32pg1b.c
1
..\..\..\..\..\3rd_party\efm32pg1b\system_efm32pg1b.c
em_system.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_system.c
em_emu.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_emu.c
em_cmu.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_cmu.c
em_usart.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_usart.c
QP
qep_hsm.cpp
1
..\..\..\..\..\src\qf\qep_hsm.cpp
qep_msm.cpp
1
..\..\..\..\..\src\qf\qep_msm.cpp
qf_act.cpp
1
..\..\..\..\..\src\qf\qf_act.cpp
qf_actq.cpp
1
..\..\..\..\..\src\qf\qf_actq.cpp
qf_defer.cpp
1
..\..\..\..\..\src\qf\qf_defer.cpp
qf_dyn.cpp
1
..\..\..\..\..\src\qf\qf_dyn.cpp
qf_mem.cpp
1
..\..\..\..\..\src\qf\qf_mem.cpp
qf_ps.cpp
1
..\..\..\..\..\src\qf\qf_ps.cpp
qf_qact.cpp
1
..\..\..\..\..\src\qf\qf_qact.cpp
qf_qeq.cpp
1
..\..\..\..\..\src\qf\qf_qeq.cpp
qf_qmact.cpp
1
..\..\..\..\..\src\qf\qf_qmact.cpp
qf_time.cpp
1
..\..\..\..\..\src\qf\qf_time.cpp
qv.cpp
1
..\..\..\..\..\src\qv\qv.cpp
QP_port
qv_port.cpp
8
..\..\..\..\..\ports\arm-cm\qv\arm\qv_port.cpp
QS
0
0
0
0
0
0
2
2
2
2
11
1
2
0
2
2
2
2
2
2
2
2
2
2
2
2
2
0
0
0
0
0
0
2
2
2
2
2
2
2
2
2
2
2
qs.cpp
1
..\..\..\..\..\src\qs\qs.cpp
qs_64bit.cpp
1
..\..\..\..\..\src\qs\qs_64bit.cpp
qs_fp.cpp
1
..\..\..\..\..\src\qs\qs_fp.cpp
qs_rx.cpp
8
..\..\..\..\..\src\qs\qs_rx.cpp
dpp-spy
0x4
ARM-ADS
5060183::V5.06 update 2 (build 183)::ARMCC
0
EFM32PG1B200F256GM48
Silicon Labs
Keil.EFM32PG1B_DFP.1.0.0
http://www.keil.com/pack/
IRAM(0x20000000,0x00008000) IROM(0x00000000,0x00020000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE
UL2CM3(-S0 -C0 -P0 -FD20000000 -FC8000 -FN1 -FF0GECKOP2 -FS00 -FL020000 -FP0($$Device:EFM32PG1B200F256GM48$Flash\GECKOP2.FLM))
0
$$Device:EFM32PG1B200F256GM48$Device\EFM32PG1B\Include\em_device.h
$$Device:EFM32PG1B200F256GM48$SVD\EFM32PG1B\EFM32PG1B200F256GM48.svd
0
0
0
0
0
0
1
.\spy\
dpp-qv
1
0
0
1
1
.\spy\
1
0
0
0
0
0
0
0
0
1
0
cmd /c "if exist .\spy\qstamp.o del .\spy\qstamp.o"
0
0
0
0
1
0
fromelf --bin --output .\spy\dpp-qv.bin .\spy\dpp-qv.axf
0
0
0
0
1
0
0
0
0
0
1
0
0
0
0
3
1
SARMCM3.DLL
-MPU
DCM.DLL
-pCM4
SARMCM3.DLL
-MPU
TCM.DLL
-pCM4
1
0
0
0
16
1
0
0
1
1
4096
1
BIN\UL2CM3.DLL
"" ()
0
0
1
1
1
1
1
1
1
0
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
"Cortex-M4"
0
0
0
1
1
0
0
2
0
0
8
0
0
0
0
3
3
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x8000
1
0x0
0x20000
0
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x0
1
0x0
0x20000
1
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x0
0x0
0
0x20000000
0x8000
0
0x0
0x0
0
1
0
0
1
0
0
0
0
0
2
0
1
0
0
0
0
0
0
0
0
0
Q_SPY EFM32PG1B200F256GM48=1 __FPU_PRESENT
..\..;..\..\..\..\..\include;..\..\..\..\..\src;..\..\..\..\..\ports\arm-cm\qv\arm;..\..\..\..\..\3rd_party\CMSIS\Include;..\..\..\..\..\3rd_party\efm32pg1b
1
0
0
0
0
0
0
1
0
0
Stack_Size=1024 Heap_Size=16
1
0
0
0
1
0
0x00000000
0x20000000
--entry Reset_Handler
Applicatioin
bsp.cpp
1
..\bsp.cpp
dpp.h
5
..\..\dpp.h
qstamp.cpp
8
..\..\..\..\..\include\qstamp.cpp
main.cpp
8
..\main.cpp
bsp.h
5
..\..\bsp.h
philo.cpp
8
..\..\philo.cpp
table.cpp
8
..\..\table.cpp
efm32pg1b
startup_efm32pg1b.s
2
..\..\..\..\..\3rd_party\efm32pg1b\arm\startup_efm32pg1b.s
efm32pg1b200f256gm48.h
5
..\..\..\..\..\3rd_party\efm32pg1b\efm32pg1b200f256gm48.h
em_gpio.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_gpio.c
system_efm32pg1b.c
1
..\..\..\..\..\3rd_party\efm32pg1b\system_efm32pg1b.c
em_system.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_system.c
em_emu.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_emu.c
em_cmu.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_cmu.c
em_usart.c
1
..\..\..\..\..\3rd_party\efm32pg1b\em_usart.c
QP
qep_hsm.cpp
1
..\..\..\..\..\src\qf\qep_hsm.cpp
qep_msm.cpp
1
..\..\..\..\..\src\qf\qep_msm.cpp
qf_act.cpp
1
..\..\..\..\..\src\qf\qf_act.cpp
qf_actq.cpp
1
..\..\..\..\..\src\qf\qf_actq.cpp
qf_defer.cpp
1
..\..\..\..\..\src\qf\qf_defer.cpp
qf_dyn.cpp
1
..\..\..\..\..\src\qf\qf_dyn.cpp
qf_mem.cpp
1
..\..\..\..\..\src\qf\qf_mem.cpp
qf_ps.cpp
1
..\..\..\..\..\src\qf\qf_ps.cpp
qf_qact.cpp
1
..\..\..\..\..\src\qf\qf_qact.cpp
qf_qeq.cpp
1
..\..\..\..\..\src\qf\qf_qeq.cpp
qf_qmact.cpp
1
..\..\..\..\..\src\qf\qf_qmact.cpp
qf_time.cpp
1
..\..\..\..\..\src\qf\qf_time.cpp
qv.cpp
1
..\..\..\..\..\src\qv\qv.cpp
QP_port
qv_port.cpp
8
..\..\..\..\..\ports\arm-cm\qv\arm\qv_port.cpp
QS
qs.cpp
1
..\..\..\..\..\src\qs\qs.cpp
qs_64bit.cpp
1
..\..\..\..\..\src\qs\qs_64bit.cpp
qs_fp.cpp
1
..\..\..\..\..\src\qs\qs_fp.cpp
qs_rx.cpp
8
..\..\..\..\..\src\qs\qs_rx.cpp